

# Hardware-Software Contracts for Safe and Secure Systems

Jan Reineke @



UNIVERSITÄT  
DES  
SAARLANDES

*Joint work with*

Marco Guarnieri, Pepe Vila @ IMDEA Software, Madrid

Boris Köpf @ Microsoft Research, Cambridge, UK

Andreas Abel, Sebastian Hahn, Valentin Touzeau @ Saarland University

Supported by the European Research Council and an  
Intel Strategic Research Alliance (ISRA)

# The Need for HW/SW Contracts

# "Stone-age" Computing

Applications implemented data transformations:  
e.g. payroll processing

# "Stone-age" Computing

Applications implemented data transformations:  
e.g. payroll processing

Hardware:

- isolated, on-site
- limited interaction with environment

IBM System 360/30



Author: [ArnoldReinhold](#) License: [CC BY-SA 3.0](#)

# "Stone-age" Computing

Applications implemented data transformations:  
e.g. payroll processing

Hardware:

- isolated, on-site
- limited interaction with environment

IBM System 360/30



Author: [ArnoldReinhold](#) License: [CC BY-SA 3.0](#)

**HW/SW Contract: Instruction Set Architecture**

# ISA Abstraction

High-level languages



Compiler

Instruction set architecture (ISA)



Implementation

Microarchitecture

# ISA Abstraction: Benefits

Can program **independently** of  
microarchitecture

Instruction set architecture (ISA)

Can implement **arbitrary optimizations**  
as long as ISA semantics are obeyed

# "Modern" (?) Computing

Applications are:

- *Data-driven*: e.g. deep neural networks
- *Distributed*: e.g. locally + in the cloud
- *Open*: e.g. untrusted code in the browser 
- *Real-time*: interacting with the physical environment 

# "Modern" (?) Computing

Applications are:

- *Data-driven*: e.g. deep neural networks
- *Distributed*: e.g. locally + in the cloud
- *Open*: e.g. untrusted code in the browser 
- *Real-time*: interacting with the physical environment 

What are the implications for HW/SW contracts?

# Inadequacy of the ISA + current $\mu$ Architectures: Real-time Systems



Instruction set architecture (ISA)

**Abstracts from time**

# Inadequacy of the ISA + current $\mu$ Architectures: Real-time Systems



Instruction set architecture (ISA)

**Abstracts from time**

Can implement arbitrary **unpredictable** optimizations  
as long as ISA semantics are obeyed

# Inadequacy of the ISA + current $\mu$ Architectures: Real-time Systems



Programs do not have a **timed semantics**  
Programs have **no control** over timing

Instruction set architecture (ISA)

**Abstracts from time**

Can implement arbitrary **unpredictable** optimizations  
as long as ISA semantics are obeyed

# State-of-the-art: Handcrafted Microarchitectural Timing Models




Instruction set architecture (ISA)



Microarchitectural timing model

← **models** timing behavior  
+ still no control over timing



Microarchitecture




# State-of-the-art: Handcrafted Microarchitectural Timing Models



Instruction set architecture (ISA)



Microarchitectural timing model



Models are  
limited to particular microarchitectures  
+ probably incorrect  
+ yield expensive or imprecise analysis

← **models** timing behavior  
+ still no control over timing

Microarchitecture ← unpredictable

# *Wanted:* Timed HW/SW Contracts



**Timed** Instruction Set Architecture

# *Wanted:* Timed HW/SW Contracts



**Timed** Instruction Set Architecture

Admit **wide range** of high-performance microarchitectural implementations

# *Wanted:* Timed HW/SW Contracts



Programs have a **timed semantics** that is **efficiently predictable**  
Programs have **control** over timing

**Timed** Instruction Set Architecture

Admit **wide range** of high-performance  
microarchitectural implementations

# *Wanted:* Timed HW/SW Contracts

Some answers:

D. Bui, E. Lee, I. Liu, H. Patel, and J. Reineke:  
Temporal Isolation on Multiprocessing Architectures  
DAC 2011

S. Hahn and J. Reineke:  
Design and Analysis of SIC:  
A Provably Timing-Predictable Pipelined Processor Core  
RTSS 2018

# Inadequacy of the ISA + current $\mu$ Architectures: Side-channel security



Instruction set architecture (ISA)

No guarantees about side channels

# Inadequacy of the ISA + current $\mu$ Architectures: Side-channel security



Instruction set architecture (ISA)

No guarantees about side channels

Can implement arbitrary **insecure** optimizations  
as long as ISA semantics are obeyed



# Inadequacy of the ISA + current $\mu$ Architectures: Side-channel security



**Impossible** to program securely on top of ISA  
cryptographic algorithms?  
sandboxing untrusted code?

Instruction set architecture (ISA)

No guarantees about side channels

Can implement arbitrary **insecure** optimizations  
as long as ISA semantics are obeyed



# *A Way Forward: HW/SW Security Contracts*

Hardware-Software Contract = ISA + X

Succinctly captures  
possible information leakage

# *A Way Forward: HW/SW Security Contracts*

Hardware-Software Contract = ISA + X

Succinctly captures  
possible information leakage

Can implement **arbitrary insecure optimizations**  
as long as contract is obeyed

# *A Way Forward: HW/SW Security Contracts*



Can program **securely** on top contract  
**independently** of microarchitecture


Hardware-Software Contract = ISA + X

Succinctly captures  
possible information leakage



Can implement **arbitrary insecure optimizations**  
as long as contract is obeyed

# A Concrete Challenge: Spectre



# SPECTRE

Exploits *speculative execution*

Almost *all* modern *CPUs* are *affected*

# *Example: Spectre v1 Gadget*

```
1.  if  (x < A_size)  
2.      y = A[x]  
3.      z = B[y*512]  
4.  end
```

# Example: Spectre v1 Gadget

1. **x** is out of bounds



```
1.  if (x < A_size)  
2.      y = A[x]  
3.      z = B[y*512]  
4.  end
```

# Example: Spectre v1 Gadget

1. **x** is out of bounds

```
1. if (x < A_size)  
2.     y = A[x]  
3.     z = B[y*512]  
4. end
```

2. Executed speculatively

# Example: Spectre v1 Gadget

1. **x** is out of bounds

```
1. if (x < A_size)  
2.   y = A[x]  
3.   z = B[y*512]  
4. end
```

2. Executed speculatively

3. Leaks **A**[**x**] via data cache

# Hardware Countermeasures

# Hardware Countermeasures

## InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy

Mengjia Yan<sup>†</sup>, Jiho Choi<sup>†</sup>, Dimitrios Skarlatos, Adam Morrison\*, Christopher W. Fletcher, and Josep Torrellas  
University of Illinois at Urbana-Champaign    \*Tel Aviv University  
{myan8, jchoi42, skarlat2}@illinois.edu, mad@cs.tau.ac.il, {cwfletch, torrella}@illinois.edu

# Hardware Countermeasures

## InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy

Mengjia Yan<sup>†</sup>, Jiho Choi<sup>†</sup>, Dimitrios Skarlatos, Adam Morrison\*, Christopher W. Fletcher, and Josep Torrellas  
University of Illinois at Urbana-Champaign    \*Tel Aviv University  
{myan8, jchoi42, skarlat2}@illinois.edu, mad@cs.tau.ac.il, {cwfletch, torrella}@illinois.edu

**CleanupSpec: An “Undo” Approach to Safe Speculation**

Gururaj Saileshwar  
gururaj.s@gatech.edu  
Georgia Institute of Technology

Moinuddin K. Qureshi  
moin@gatech.edu  
Georgia Institute of Technology

# Hardware Countermeasures

## InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy

Mengjia Yan<sup>†</sup>, Jiho Choi<sup>†</sup>, Dimitrios Skarlatos, Adam Morrison\*, Christopher W. Fletcher, and Josep Torrellas  
University of Illinois at Urbana-Champaign \*Tel Aviv University  
{myan8, jchoi42, skarlat2}@illinois.edu, mad@cs.tau.ac.il, {cwfletch, torrella}@illinois.edu

## Efficient Invisible Speculative Execution through Selective Delay and Value Prediction

Stefanos Kaxiras  
Uppsala University  
Uppsala, Sweden  
stefanos.kaxiras@it.uu.se

Magnus Sjalander  
Norwegian University of Science and Technology  
Trondheim, Norway  
magnus.sjalander@ntnu.no

Alberto Ros  
University of Murcia  
Murcia, Spain  
aros@ditec.um.es

## CleanupSpec: An “Undo” Approach to Safe Speculation

Gururaj Saileshwar  
gururaj.s@gatech.edu  
Georgia Institute of Technology

Moinuddin K. Qureshi  
moin@gatech.edu  
Georgia Institute of Technology

Christos Sakalis  
Uppsala University  
Uppsala, Sweden  
christos.sakalis@it.uu.se

Alexandra Jimborean  
Uppsala University  
Uppsala, Sweden  
alexandra.jimborean@it.uu.se

# Hardware Countermeasures

InvisiSpec: Making Speculative Execution Invisible in the Cache

Mengjia Yan<sup>†</sup>, Jiho Choi<sup>†</sup>, Dimitrios Skarlatos, Aditya...

**NDA: Preventing Speculative Execution Attacks at Their Source**

Ofir Weisse  
University of Michigan

Thomas F. Wenisch  
University of Michigan

Ian Neal  
University of Michigan

Baris Kasikci  
University of Michigan

Kevin Loughlin  
University of Michigan

**Efficient Invisible Speculative Execution through Selective Delay and Value Prediction**

Stefanos Kaxiras  
Uppsala University  
Uppsala, Sweden  
stefanos.kaxiras@it.uu.se

Magnus Sjalander  
Norwegian University of Science and Technology  
Trondheim, Norway  
magnus.sjalander@ntnu.no

Alberto Ros  
University of Murcia  
Murcia, Spain  
aros@ditec.umu.es

**CleanupSpec: An "Undo" Approach to Safe Speculation**

Gururaj Saileshwar  
gururaj.s@gatech.edu  
Georgia Institute of Technology

Moinuddin K. Qureshi  
moin@gatech.edu  
Georgia Institute of Technology

Christos Sakalis  
Uppsala University  
Uppsala, Sweden  
christos.sakalis@it.uu.se

Alexandra Jimborean  
Uppsala University  
Uppsala, Sweden  
alexandra.jimborean@it.uu.se

# Hardware Countermeasures

InvisiSpec: Making Speculative Execution Invisible in the Cache

Mengjia Yan<sup>†</sup>, Jiho Choi<sup>†</sup>, Dimitrios Skarlatos, Aditya...

**NDA: Preventing Speculative Execution Attacks at Their Source**

Ofir Weisse  
University of Michigan

Thomas F. Wenisch  
University of Michigan

Ian Neal  
University of Michigan

Baris Kasikci  
University of Michigan

Kevin Loughlin  
University of Michigan

**Efficient Invisible Speculative Execution through Selective Delay and Value Prediction**

Stefanos Kaxiras  
Uppsala University  
Uppsala, Sweden  
stefanos.kaxiras@it.uu.se

Magnus Sjalander  
Norwegian University of Science and Technology  
Trondheim, Norway  
magnus.sjalander@ntnu.no

Alberto Ros  
University of Murcia  
Murcia, Spain  
aros@dittec.um.es

**CleanupSpec: An "Undo" Approach to Safe Speculation**

Gururaj Saileshwar  
gururaj.s@gatech.edu  
Georgia Institute of Technology

Moinuddin K. Qureshi  
moin@gatech.edu  
Georgia Institute of Technology

**Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data**

Mengjia Yan  
University of Illinois at Urbana-Champaign  
myan8@illinois.edu

Artem Khyzha  
Tel Aviv University  
artkhyzha@mail.tau.ac.il

Josep Torrellas

Christopher W. Fletcher

# Examples

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y*512]
4.  end
```

# Examples

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y*512]
4.  end
```

# Examples

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y*512]
4.  end
```

# Examples

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y*512]
4.  end
```

Delay loads until  
they can be retired  
[Sakalis et al., ISCA'19]

Delay loads until they cannot  
be squashed  
[Sakalis et al., ISCA'19]

# Examples

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y*512]
4.  end
```

Delay loads until  
they can be retired  
[Sakalis et al., ISCA'19]

Delay loads until they cannot  
be squashed  
[Sakalis et al., ISCA'19]

Taint speculatively loaded data  
+ delay tainted loads  
[STT and NDA, MICRO'19]

# Examples

```
1. y = A[x]  
2. if (x < A_size)  
3.     z = B[y*512]  
4. end
```

# Examples

```
1. y = A [x]  
2. if (x < A_size)  
3.     z = B [y*512]  
4. end
```

Delay loads until  
they can be retired  
[Sakalis et al., ISCA'19]

Delay loads until they cannot  
be squashed  
[Sakalis et al., ISCA'19]

# Examples

```
1. y = A [x]  
2. if (x < A_size)  
3.   z = B [y*512]  
4. end
```

Delay loads until  
they can be retired  
[Sakalis et al., ISCA'19]

Delay loads until they cannot  
be squashed  
[Sakalis et al., ISCA'19]

Taint speculatively loaded data  
+ delay tainted loads  
[STT and NDA, MICRO'19]



What security  
properties do HW  
countermeasures  
enforce?

How can we program  
securely?

# A Proof of Concept

M. Guarnieri, B. Köpf, J. Reineke, and P. Vila  
**Hardware-Software Contracts for Secure Speculation**  
S&P (Oakland) 2021

# Hardware-Software Contracts


# HW/SW Contracts for Secure Speculation



HW/SW Contracts  
for Secure Speculation



# HW/SW Contracts for Secure Speculation



HW/SW Contracts  
for Secure Speculation

Hardware  
Countermeasures


Load Delay

No speculation

Taint Tracking

No countermeasures


# HW/SW Contracts for Secure Speculation




# HW/SW Contracts for Secure Speculation



Secure  
Programming



Constant-time



Sandboxing

HW/SW Contracts  
for Secure Speculation

Desiderata: simple mechanism-independent  
precise



Hardware  
Countermeasures

No speculation  
Load Delay  
Taint Tracking  
No countermeasures

# Ingredients of a Formalization

# Ingredients of a Formalization

Instruction Set Architecture

Arch. states:  $\sigma$

Arch. semantics:  $\sigma \rightsquigarrow \sigma'$

# Ingredients of a Formalization

Instruction Set Architecture

Arch. states:  $\sigma$

Arch. semantics:  $\sigma \rightsquigarrow \sigma'$

***Microarchitecture***

Hardware states:  $\langle \sigma, \mu \rangle$

Hardware semantics:  $\langle \sigma, \mu \rangle \Rightarrow \langle \sigma', \mu' \rangle$

# Ingredients of a Formalization

Instruction Set Architecture

Arch. states:  $\sigma$

Arch. semantics:  $\sigma \rightsquigarrow \sigma'$

*Microarchitecture*

Hardware states:  $\langle \sigma, \mu \rangle$

Hardware semantics:  $\langle \sigma, \mu \rangle \Rightarrow \langle \sigma', \mu' \rangle$

*Adversary model*

$\mu$ Arch traces:  $\{ p \}(\sigma) = \mu_0 \mu_1 \dots \mu_n$

# Contracts

# Contracts

## Contract

A deterministic, labelled semantics  $\xrightarrow{\tau}$  for the ISA

# Contracts

*Observations* expose security-relevant  $\mu\text{Arch}$  events

## Contract

A deterministic, labelled semantics  $\tau \rightarrow$  for the ISA

# Contracts

*Observations* expose security-relevant  $\mu\text{Arch}$  events

## Contract

A deterministic, labelled semantics  $\tau \rightarrow$  for the ISA

Contract traces:  $\llbracket p \rrbracket(\sigma) = \tau_1 \tau_2 \dots \tau_n$

# Contracts

*Observations* expose security-relevant  $\mu\text{Arch}$  events

## Contract

A deterministic, labelled semantics  $\tau \rightarrow$  for the ISA

Contract traces:  $\llbracket p \rrbracket(\sigma) = \tau_1 \tau_2 \dots \tau_n$

## Contract satisfaction

Hardware  $\{\cdot\}$  satisfies contract  $\llbracket \cdot \rrbracket$  if for all programs  $p$  and arch. states  $\sigma, \sigma'$ : if  $\llbracket p \rrbracket(\sigma) = \llbracket p \rrbracket(\sigma')$  then  $\{\cdot\}(p)(\sigma) = \{\cdot\}(p)(\sigma')$

# Contracts for Secure Speculation

# Contracts for Secure Speculation

**Contract** =

Execution Mode · Observer Mode

# Contracts for Secure Speculation

**Contract** =

**Execution Mode** · Observer Mode



How are programs executed?

# Contracts for Secure Speculation

**Contract** =

Execution Mode · **Observer Mode**



How are programs executed?



What is visible about the execution?

# Contracts for Secure Speculation

**Contract** =

**Execution Mode** · Observer Mode

# Contracts for Secure Speculation

**Contract** =

**Execution Mode** · Observer Mode

**seq** — sequential execution

**spec** — mispredict branch instructions

# Contracts for Secure Speculation

**Contract** =

Execution Mode · **Observer Mode**

# Contracts for Secure Speculation

**Contract** =


Execution Mode · **Observer Mode**

**pc** — only program counter


**ct** — **pc** + addr. of loads and stores

**arch** — **ct** + loaded values

# A Lattice of Contracts




# A Lattice of Contracts




Leaks “everything”


# A Lattice of Contracts




# A Lattice of Contracts



# A Lattice of Contracts




# A Lattice of Contracts




# Hardware Countermeasures

# A Simple Processor




# A Simple Processor



*3-stage pipeline*  
(fetch, execute, retire)


# A Simple Processor



*3-stage pipeline*  
(fetch, execute, retire)

*Speculative* and *out-of-order* execution

# A Simple Processor




*3-stage pipeline*  
(fetch, execute, retire)

*Speculative* and *out-of-order* execution

Parametric in *branch predictor* and  
*memory hierarchy*

# A Simple Processor




*3-stage pipeline*  
(fetch, execute, retire)

*Speculative* and *out-of-order* execution

Parametric in *branch predictor* and  
*memory hierarchy*

Different *schedulers* for different  
countermeasures


# Disabling Speculative Execution



# Disabling Speculative Execution




*Instructions* are executed *sequentially*:  
(fetch, execute, retire)\*



# Disabling Speculative Execution



*Instructions* are executed *sequentially*:  
(fetch, execute, retire)\*




No speculative leaks



# Disabling Speculative Execution



*Instructions* are executed *sequentially*:  
(fetch, execute, retire)\*




No speculative leaks




Satisfies **seq-ct**

# Eager Load Delay *[Sakalis et al., ISCA'19]*




# Eager Load Delay *[Sakalis et al., ISCA'19]*



*Delaying loads* until all sources of speculation are resolved

# Eager Load Delay *[Sakalis et al., ISCA'19]*



Security guarantees?



# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

**A**[**x**] and **B**[**z**] delayed until  
**x** < **A\_size** is resolved

# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

**A** [**x**] and **B** [**z**] delayed until  
**x** < **A\_size** is resolved



No speculative leaks



# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
z = A[x]  
if (x < A_size)  
    y = B[z]
```

**B**[**z**] delayed until  
**x** < **A\_size** is resolved



No speculative leaks



# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
z = A[x]  
if (x < A_size)  
    if (z==0)  
        skip
```

# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
z = A[x]  
if (x < A_size)  
    if (z==0)  
        skip
```

# Eager Load Delay [Sakalis et al., ISCA'19]

```
z = A[x]  
if (x < A_size)  
    if (z==0)  
        skip
```

if (**z**==0) is *not* delayed

# Eager Load Delay [Sakalis et al., ISCA'19]

```
z = A[x]  
if (x < A_size)  
    if (z==0)  
        skip
```

if (**z**==0) is *not* delayed

Program speculatively

leaks **A**[**x**] 😞

# Eager Load Delay [Sakalis et al., ISCA'19]

```
z = A[x]  
if (x < A_size)  
    if (z==0)  
        skip
```

if (**z**==0) is *not* delayed

Program speculatively

leaks **A**[**x**] 😞

*Observation:* Can only leak data  
accessed **non-speculatively**

# Eager Load Delay [Sakalis et al., ISCA'19]


```
z = A[x]  
if (x < A_size)  
    if (z == 0)  
        skip
```

if (**z** == 0) is *not* delayed

Program speculatively

leaks **A**[**x**] 😞



*Observation:* Can only leak data  
accessed **non-speculatively**



Satisfies **seq-arch**

Satisfies **seq-ct+spec-pc**


# Taint Tracking *[Yu et al. 2019, Weisse et al. 2019]*



# Taint Tracking *[Yu et al. 2019, Weisse et al. 2019]*



*Taint* speculatively loaded data




# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]



*Taint* speculatively loaded data

*Propagate taint* through computation




# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]




*Taint* speculatively loaded data

*Propagate taint* through computation

*Delay* tainted operations



# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]



*Taint* speculatively loaded data

## Security guarantees?



*Delay* tainted operations

# Taint Tracking *[Yu et al. 2019, Weisse et al. 2019]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

# Taint Tracking *[Yu et al. 2019, Weisse et al. 2019]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

**A**[**x**] tainted as *unsafe*

**B**[**z**] *delayed* until

**A**[**x**] is safe

# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

**A**[**x**] tainted as *unsafe*

**B**[**z**] *delayed* until

**A**[**x**] is safe



No speculative leaks



# Taint Tracking *[Yu et al. 2019, Weisse et al. 2019]*

```
z = A[x]  
if (x < A_size)  
    y = B[z]
```

# Taint Tracking *[Yu et al. 2019, Weisse et al. 2019]*

```
z = A[x]  
if (x < A_size)  
    y = B[z]
```

# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]

```
z = A[x]  
if (x < A_size)  
    y = B[z]
```

A[x] tagged as *safe*

B[z] *not delayed*

# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]

```
z = A[x]  
if (x < A_size)  
    y = B[z]
```

A[x] tagged as *safe*


B[z] *not delayed*

Program speculatively

leaks A[x] 😞

# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]

```
z = A[x]
if (x < A_size)
  y = B[z]
```



Also satisfies **seq-arch**

**A**[**x**] tagged as *safe*

**B**[**z**] *not delayed*

Program speculatively

leaks **A**[**x**] 😞

# No Countermeasures *[The World until 2018]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

# No Countermeasures *[The World until 2018]*


```
if (x < A_size)
    z = A[x]
    y = B[z]
```

Leaks addressed of speculative and non-speculative accesses

# No Countermeasures *[The World until 2018]*


```
if (x < A_size)
  z = A[x]
  y = B[z]
```

Leaks addressed of speculative and non-speculative accesses




Satisfies spec-ct


# Security Guarantees




# Security Guarantees




# Security Guarantees



# Security Guarantees



# Security Guarantees



# Secure Programming

# Secure Programming: Foundations

# Secure Programming: Foundations

Program  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$  if for all arch. states  $\sigma, \sigma'$ : if  $\sigma \approx_{\pi} \sigma'$  then  $\llbracket p \rrbracket(\sigma) = \llbracket p \rrbracket(\sigma')$

# Secure Programming: Foundations

Specify secret data

Program  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$   
if for all arch. states  $\sigma, \sigma'$ : if  $\sigma \approx_{\pi} \sigma'$  then  $\llbracket p \rrbracket(\sigma) = \llbracket p \rrbracket(\sigma')$

# Secure Programming: Foundations

Specify secret data



Program  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$   
if for all arch. states  $\sigma, \sigma'$ : if  $\sigma \approx_{\pi} \sigma'$  then  $\llbracket p \rrbracket(\sigma) = \llbracket p \rrbracket(\sigma')$

# Secure Programming: Foundations

Specify secret data

Program  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$   
if for all arch. states  $\sigma, \sigma'$ : if  $\sigma \approx_{\pi} \sigma'$  then  $\llbracket p \rrbracket(\sigma) = \llbracket p \rrbracket(\sigma')$

# Secure Programming: Foundations

Specify secret data




Program  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$   
if for all arch. states  $\sigma, \sigma'$ : if  $\sigma \approx_{\pi} \sigma'$  then  $\llbracket p \rrbracket(\sigma) = \llbracket p \rrbracket(\sigma')$


## Theorem

If  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$ ,  
and hardware  $\{\cdot\}$  satisfies  $\llbracket \cdot \rrbracket$ , then  
 $p$  is *non-interferent* wrt hardware  $\{\cdot\}$  and policy  $\pi$

# Two Flavors of Secure Programming




Constant-time




Sandboxing

# Two Flavors of Secure Programming




Constant-time




Sandboxing

# Two Flavors of Secure Programming



Constant-time



Sandboxing

# Constant-time Programming

# Constant-time Programming

*Traditional CT* wrt policy  $\pi \equiv$  non-interference wrt **seq-ct** and  $\pi$

# Constant-time Programming

Control-flow and memory accesses  
do not depend on secrets



*Traditional CT* wrt policy  $\pi \equiv$  non-interference wrt **seq-ct** and  $\pi$

# Constant-time Programming

Control-flow and memory accesses  
do not depend on secrets



*Traditional CT* wrt policy  $\pi \equiv$  non-interference wrt **seq-ct** and  $\pi$

*General CT* wrt  $\pi$  and  $[[\cdot]] \equiv$  non-interference wrt  $[[\cdot]]$  and  $\pi$

# Sandboxing

# Sandboxing

*Traditional SB* wrt policy  $\pi \equiv$  non-interference wrt **seq-arch** and  $\pi$

# Sandboxing

Programs never access high memory locations (out-of-sandbox)

*Traditional SB* wrt policy  $\pi \equiv$  non-interference wrt **seq-arch** and  $\pi$

# Sandboxing

Programs never access high memory locations (out-of-sandbox)

*Traditional SB* wrt policy  $\pi \equiv$  non-interference wrt **seq-arch** and  $\pi$

*General SB* wrt  $\pi$  and  $[[\cdot]] \equiv$

Traditional SB wrt  $\pi$  + non-interference wrt  $\pi$  and  $[[\cdot]]$

# Checking Secure Programming

	<i>Constant-time</i>
<b>seq-ct</b>	Traditional constant-time (= non-interference wrt <b>seq-ct</b> )
<b>seq-arch</b>	Non-interference wrt <b>seq-arch</b>
<b>spec-ct</b>	... + Spec. non-interference <i>[Spectector, S&amp;P'20]</i>

# Checking Secure Programming

	<i>Constant-time</i>
<b>seq-ct</b>	Traditional constant-time (= non-interference wrt <b>seq-ct</b> )
<b>seq-arch</b>	Non-interference wrt <b>seq-arch</b> 
<b>spec-ct</b>	... + Spec. non-interference <i>[Spectector, S&amp;P'20]</i>

# Checking Secure Programming

	<i>Sandboxing</i>
<b>seq-ct</b>	Traditional sandboxing (= non-interference wrt <b>seq-arch</b> )
<b>seq-arch</b>	Traditional sandboxing
<b>spec-ct</b>	... + weak SNI

# Checking Secure Programming

	<i>Sandboxing</i>
<b>seq-ct</b>	Traditional sandboxing (= non-interference wrt <b>seq-arch</b> )
<b>seq-arch</b>	Traditional sandboxing
<b>spec-ct</b>	... + weak SNI

# Conclusions

Need to rethink **hardware-software contracts**  
with security and safety in mind!

Need to rethink **hardware-software contracts**  
with security and safety in mind!

Should strive for **simple** and  
**mechanism-independent** contracts.

Need to rethink **hardware-software contracts**  
with security and safety in mind!

Should strive for **simple** and  
**mechanism-independent** contracts.

*Find out more in our paper:*

M. Guarnieri, B. Köpf, J. Reineke, and P. Vila  
Hardware-Software Contracts for Secure Speculation  
S&P (Oakland) 2021